Active-HDL

制造商:Aldec 中国
The Aldec OEM Simulator perfectly complements Altium Designer\’s powerful FPGA design capabilities by bringing industry leading VHDL and Verilog simulation capabilities into the Altium Designer unified environment.
Active-HDL is a Windows based, integrated FPGA Design Creation and Simulation solution for team-based environments. Active-HDL’s Integrated Design Environment (IDE) includes a full HDL and graphical design tool suite and RTL/gate-level mixed-language simulator for rapid deployment and verification of FPGA designs. The design flow manager evokes 120+ EDA and FPGA tools, during design entry, simulation, synthesis and implementation flows and allows teams to remain within one common platform during the entire FPGA development process. Active-HDL supports industry leading FPGA devices from Altera, Atmel, Lattice, Microsemi (Actel), Quicklogic, Xilinx and more. Top Features and Benefits

  1. Project Management
  • Unified Team-based Design Management maintains uniformity across local or remote teams
  • Configurable FPGA/EDA Flow Manager interfaces with 120+ vendors tools allows teams to remain on one platform throughout FPGA development
  1. Graphical/Text Design Entry
  • Quickly deploy designs by using Text, Schematic and State Machine
  • Distribute or deliver IPs using more secure and reliable Interoperable Encryption standard
  1. Simulation and Debugging
  • Powerful common kernel mixed language simulator that supports VHDL, Verilog, SystemVerilog (Design) and SystemC
  • Ensure code quality and reliability using graphically interactive debugging and code quality tools
  • Perform metrics driven verification to identify unexercised parts of your design using Code Coverage analysis tools
  • Improve verification quality and find more bugs using ABV – Assertion-Based Verification (SVA, PSL, OVA)
  • Connect the gap between HDL simulation and high level mathematical modeling environment for DSP blocks using MATLAB/Simulink interface
  1. Documentation HTML/PDF
  • Abstract design intelligence and represent them in easy to understand graphical form using HDL to schematic converter
  • Share designs quickly with auto-generate Design Documentation in HTML and PDF
© 版权声明
THE END
喜欢就支持一下吧
点赞4100 分享
评论 抢沙发
头像
欢迎您留下宝贵的见解!
提交
头像

昵称

取消
昵称表情代码图片

    暂无评论内容